Abstract-Subthreshold design has been proposed in the literature as an effective technique for designing signal processing circuits needed in wireless sensor nodes powered by sources with limited energy. The full adder cell forms the basic building block of majority of these signal processing circuits. In this paper, 8-Bit subthreshold Ripple Carry Adders (RCAs) for wireless sensor nodes optimized for ultra low power operation are proposed. Major contribution of this work is conversion of BSIM4, Predictive Technology Model (32nm) to EKV model ( charge based model). The 8-bit RCAs are simulated with HSPICE (Level =55) using the 32nm CMOS technology at supply voltages ranging from 0.25V to 0.4V. Various metrics such as delay, average power and power delay product (PDP) are simulated and reported for effective twelve different topologies. The circuit designers can choose the full adder topology and the supply voltage that is suitable for their applications. Usage of EKV models results in 11% reduction in power than that of using BSIM models for the adder cell "CB" with supply voltage of 0.2V.
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I.INTRODUCTION
The energy efficiency of digital system continues to be a major factor in determining the size and weight of battery-operated electronics. Key applications like wireless microsensor networks, ubiquitous computing, RFID tags and implantable medical electronics are severely energy constrained. Applications like implantable medical devices and wireless sensor networks that are battery operated have dramatically different requirements from traditional integrated circuits (ICs) where performance (i.e., frequency) is the primary metric of interest. Since the required speed of operation is low, the battery is expected to last through the lifetime of the device, without the possibility of a recharge. To enhance the battery lifetime, it has been shown that reducing the supply voltage is the most direct means of reducing dissipated power [1] , [2] . Operating CMOS devices in the subthreshold region is considered to be the most energy-efficient solution for low-performance applications.
In most VLSI applications, arithmetic operations play an important role. Commonly used operations are addition, subtraction, multiplication and accumulation, and the 1-bit Full Adder (FA) cell is the building block for most implementations of these operations. Obviously, enhancing the building block performance is critical for enhancing overall system performance. Extensive performance analysis of various 1-bit FA cell operating in strong inversion region targeted for low power operation is reported in [3] . The architecture proposed in [3] is made to work in subthreshold region using 65nm CMOS technology by Moalemi et.al [4] . However, the BSIM models are used for simulations which are characterized for cut off region and strong inversion saturation region of transistor operation. Charge based models are the appropriate ones, especially when the transistors are operated in subthreshold/weak inversion region [5] . In this work, 32nm bulk CMOS predictive technology model (PTM) [6] is converted to EKV model and is used for evaluating the performance of various 1-bit FA cells reported in [3] for subthreshold region. Out of 20 different topologies from [3] , only 12 topologies work satisfactorily down to the supply voltage of 0.2V. The selected 12 topologies of 1 bit FA cell is used for implementing the 8-bit RCAs. Ripple carry adder architecture is chosen in order to have low power implementation than that of other architectures. The proposed work is compared with the 8-bit RCA designed using Data Driven Dynamic Logic by Purohit et.al [8] .
The remainder of the paper is organized as follows. Section II discuss the EKV extraction procedure .In Section III, low power full adder topologies are reviewed. Section IV presents the simulation results of 8-bit RCA followed by conclusions in section V.
II.EKV EXTRACTION PROCEDURE
EKV model is coined by combining the first letters of the names of the inventors C. C. Enz, F. Krummenacher and E. A. Vittoz [2] is quiet popular for low power designs. It is physics based MOS transistor model which uses unified current equation, providing smooth transition from weak inversion to strong inversion than that of BSIM model. In BSIM model there is discontinuity in currents while transiting from weak inversion to strong inversion, which in turn is fixed by extrapolation. Moreover, EKV models the short channel effects accurately for deep submicron devices even at subthreshold operation (Vgs < Vt).
The characteristic test using BSIM models needs to be done for extracting EKV model parameters are [5]:
Pinch off voltage (V P ) vs Gate voltage (V G ). 2. Drain current ( I D ) vs Gate voltage (V G ). 3. Drain current ( I D ) vs Drain voltage (V D ). 4. Substrate current ( I B ) vs Gate voltage (V G ).
Process parameters such as gate oxide capacitance per unit area (COX), junction depth (XJ), channel width correction (DW) and channel length correction (DL) are directly taken from 32nm Bulk CMOS PT model. Doping and mobility related parameters such as long channel threshold voltage (VT0), body effect parameter (GAMMA) and bulk Fermi potential (PHI) are estimated by conducting (V P ) vs (V G ) test for transistor dimension of 5µm/2µm for both NMOS and PMOS. Similarly, transconductance parameter (KP), vertical characteristic field for mobility reduction (E0) and substrate current related parameters IBA, IBB, IBN are estimated by conducting ( I D ) vs (V G ) and ( I B ) vs (V G ) tests respectively. Short and narrow channel effect parameters such as short channel effect coefficient (LETA), reverse short channel effect peak charge density (Q0) and reverse short channel effect characteristic length (LK) are determined by conducting (V P ) vs (V G ) test for transistor dimension of 1µm/32nm for both NMOS and PMOS. Channel length modulation (LAMBDA) and longitudinal critical field (UCRIT) are estimated by conducting ( I D ) vs (V D ) test for the transistor dimension of 1µm/32nm. Narrow channel effect coefficient (WETA) is calculated from (V P ) vs (V G ) test for transistor dimension of 32nm/1µm. For all the above test supply voltage of 1V is assumed.
III.REVIEW OF LOW POWER FULL ADDER TOPOLOGY
When operating CMOS devices in the subthreshold region, the power supply voltage is kept lower than the absolute of the devices' threshold voltage. This ensures that the transistor channel is never fully inverted, but is operated in weak inversion while the transistor is in its 'on' state. According to [2] , subthreshold logic gates have a near ideal voltage transfer characteristic, due to the exponential I-V relationship.The I-V relationship of the saturated device in weak inversion through the EKV model [2] is given by when
(1)where I S is the specific current defined by the model: (2) Note that all potentials are referred to the local substrate. U T is the thermal voltage kT/q, n is the subthreshold swing parameter (slope factor), V T0 is the zero-biased threshold voltage, μ n(p) is the carrier mobility for n-or p-channel devices, C ox is the oxide capacitance, and W and L are the effective width and length of the channel. The first two components are referred to as dynamic power. Dynamic power constitutes the majority of the power dissipated in CMOS VLSI circuits. The average power dissipated in a generic digital CMOS gate is given by P avg = P switching + P short circuit + P leakage
where f clk denotes the system clock frequency, V i swing is the voltage swing at node i (ideally equal to V DD ), C i load is the load capacitance at node i, α i is the activity factor at node i, and Iisc and Il are the short circuit and leakage currents, respectively.To reduce power consumption V DD is fixed at 200mV. This in turn will reduce V swing . Transistor dimension of 40nm/32nm is used for all the transistors to reduce the intrinsic capacitance and also to reduce the leakage power.
B. The 1-bit full adder (FA) cells
A basic cell in digital computing systems is the 1-bit full adder which has three 1-bit inputs (A, B, and C in ) and two 1-bit outputs (sum and C out ). The relations between the inputs and the outputs are expressed as (4) (5) The above Boolean expressions can be arranged as B) (A H (6) (7) (8) As we see in the above expressions, the H and its complement (H') are primary variables for both sum and C out . Therefore, in the first block, we should generate H and H' which along with C in are used to create sum in the second block [3] . The third blocks is utilized to generate C out using H, H', A, and C in . The three building blocks of 1-bit full adder cell are shown in Fig. 1 . The different structures for block1, block2 and block3 are shown in Fig.2, Fig.3 and Fig.4 respectively. Combining different structures discussed in the previous section, 20 different 1-bit full adder cells are possible. We named each adder with two letters corresponding to the structures used for the first and second block of the adder cell. The first letter refers to first block structure shown in Fig. 2 and the second letter refers to second structure shown in Fig. 3 . We assume the minimum transistor dimension of 40nm/32nm for all transistors to be used in the blocks.
From simulation, the output levels of Cells CC, DC, EA, EC and ED are degraded and hence excluded in comparison. To obtain full swing levels, the transistors in the blocks needs to be sized (increased), which in turn increases the capacitance and hence power dissipation. Also cells CA, DA and EB take longer time to settle, poor noise margin. To circumvent this problem, inverters/buffers can be used, but this again increases power dissipation. Also, the complimentary pass transistor logic (CPL), transmission gate (TG-CMOS) and CMOS adder cells are not implemented in this work as in [3] for the simple reason it is not power Using these twelve 1-bit FA cells, 8-bit RCA is constructed and simulated for supply voltages varying from 0.25V to 0.4V. 
IV. SIMULATION RESULTS AND ANALYSIS
Twelve FA cells have been designed and simulated by HSPICE (Level =55, EKV model) using the 32nm CMOS technology at supply voltages ranging from 0.2V to 0.4V. We used the same (W/L) (40nm/32nm) ratios for the transistors. Also, a buffer has been added before all the inputs to test the 1-bit FA cell in a more realistic condition. The input waveforms emulating all the possible transitions from one input combination to another as suggested by [7] ©2010 International Journal of Computer Applications (0975 -8887) 96 is applied to the circuit. We measured the delay of all the transitions in sum and C out signals and reported the maximum as the cell delay. We also compute the average power delay for the above combination of inputs and reported the maximum average power for the FA cells. We simulated all the full adder cells at a frequency of 5 MHz. The simulation results for the first module w.r.t Fig.2 are shown in Table I . These results almost match with that of [3] except for the cell E. In this work, the level of E cell is degraded and hence the power consumption is reduced due to lesser swing. The simulation results for the second module w.r.t Fig.3 are shown in Table II . The results of 12 FA cells sorted by the power consumption, delay and power delay product for various supply voltages ranging from 0.2V to 0.4V are shown in Table III . These results show that the cells CB and DB have the least power consumptions which matches with that of [3] . However, w.r.t [4] , the cells CB and CD ranks third and four respectively. This may be due to different technology and usage of EKV models. Cells BA and DA have the least delays as compared to the other counter parts. Since we focus on low power, CB is the winner among 15 possible topologies.
To prove the efficacy of EKV models over BSIM models, the FA cell "CB" is simulated with both the models and the results are shown in Fig. 5. From Fig.  5 , one can observe that BSIM models provide more delay (slewing) as compared to EKV models and hence more power consumption. Table IV list the power, delay and power delay product (PDP) for the FA cell "CB" when simulated with both EKV and BSIM models. Usage of EKV models results in 11% reduction in power than that of using BSIM models for the adder cell "CB" with V dd of 0.2V.
Using the above twelve topologies of single bit FA cell, the 8-bit RCA is implemented. The output waveforms of the 8-bit subthreshold RCA implemented using the cell "CB" is shown in Fig.6 . The input data1, 2 and carry (Ci) is chosen such that it produces maximum transistions depicting the worst delay and power scenario. The snapshot of average power consumed is also shown. The power, delay and PDP for various 8-bit RCAs w.r.t voltages varying from 0.25V to 0.4V are shown in Fig. 7 . From the power plot of RCA adders, one can observe that the supply voltage of 0.3V yields the lowest power consumption irrespective of the topologies, indicating the optimum voltage for this 32nm CMOS Technology in subthreshold region. The adder implemented using the topology "CB" and "CD" outperform others as far as wireless sensor node application is concerned. The power consumption is around 1.5nW for 0.3V supply. If the designer is very particular about high speed then topology "BC" is best at 0.3V.
The proposed work is compared with the recent work and is summarized in Table V . The work reported in [8] is implemented using 0.13µm CMOS Technology. It uses 0.3V supply. The normalized power and normalized delay results w.r.t 32nm can be reported if the switching activity and gate oxide capacitance of [8] is known. However, one conclusion can be drawn that at lower technology the reduction of gate oxide thickness will increase the capacitance and thus the power delay product will increase if the architecture in [8] is implemented in 32nm Technology.
V. CONCLUSIONS
Twelve low power 1-bit full adder cells have been analyzed in subthreshold region using 32nm CMOS models. EKV parameters are extracted from BSIM4 models in order to provide more accurate results in weak inversion / subthreshold regions. It has been demonstrated through simulations that the usage of EKV models saves the power consumption by at least 11% than that of using BSIM models for the cell "CB". Also we demonstrated the efficacy of the cell "CB" by implementing the 8-bit Ripple carry adder. Circuit designers can choose the addercells based on their system requirements from Fig.7 . Table IV. Simulation results for FA cell "CB" for EKV and BSIM models. 
